Designing of a high speed, compact and low power, balanced-input balanced-output preamplifier latch based comparator
نویسندگان
چکیده
منابع مشابه
Design of Low Power Preamplifier Latch Based Comparator
This paper presents a pre-amplifier latch based CMOS comparator design. This design is premeditated to be used as a comparator window. This design is attractive due to its low power dissipation and speed. Preamplifier implies a cascode structure which stabilizes the output voltage and latch with its regenerative feedback which makes comparison fast along with detection of small difference betwe...
متن کاملA High-Speed and Low-Offset Dynamic Latch Comparator
Circuit intricacy, speed, low-offset voltage, and resolution are essential factors for high-speed applications like analog-to-digital converters (ADCs). The comparator circuit with preamplifier increases the power dissipation, as it requires higher amount of currents than the latch circuitry. In this research, a novel topology of dynamic latch comparator is illustrated, which is able to provide...
متن کاملLow power/low voltage high speed CMOS differential track and latch comparator with rail-to-rail input
A new CMOS differential latched comparator suitable for low voltage, low-power application is presented. The circuit consists of a constant-gm rail-to-rail common-mode operational transconductance amplifier followed by a regenerative latch in a track and latch configuration to achieve a relatively constant delay. The use of a track and latch minimizes the total number of gain stages required fo...
متن کاملA Novel Cmos Dynamic Latch Comparator for Low Power and High Speed
This paper presents a novel dynamic latched comparator that consumes lower power and higher speed than the conventional dynamic latched comparators. This paper also provides a comprehensive review of a variety of comparator designs in terms of power and delay. The comparators and the proposed circuit are designed and simulated their transient responses in Tanner EDA suite using 180 nm CMOS tech...
متن کاملAnalysis and Design of Low Power High Speed Dynamic Latch Comparator using CMOS Process
This paper presents the need for ultra low-power, area efficient and high speed analog-to-digital converters is pushing toward the use of dynamic regenerative comparators to maximize speed and power efficiency. In this paper, an analysis on the delay of the dynamic comparators will be presented and analytical expressions are derived. From the analytical expressions, designers can obtain an intu...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Journal of Vibroengineering
سال: 2020
ISSN: 1392-8716,2538-8460
DOI: 10.21595/jve.2020.21485